Difference between revisions of "LB-68B50-02"

From Land Boards Wiki
Jump to navigation Jump to search
Line 146: Line 146:
  
 
== Checkout ==
 
== Checkout ==
 +
 +
=== Rev 2 Changes ===
 +
 +
* Fixed IOCS* to be on J1-38
 +
* Fixed IORQ signal
 +
** Inv on one end but not on the other end on schematic
  
 
=== Rev 1 ===
 
=== Rev 1 ===
Line 154: Line 160:
 
** Add wire U2-13 to J1-51 (Z80)
 
** Add wire U2-13 to J1-51 (Z80)
 
* IOCS* is on wrong pin (J1-37)
 
* IOCS* is on wrong pin (J1-37)
 +
* IOCS* should be on pin (J1-38)
  
 
[[file:LB-68B50-02_NP_Errors-Rev2.PNG]]
 
[[file:LB-68B50-02_NP_Errors-Rev2.PNG]]
  
* IOCS* should be on pin (J1-38)
 
** Cutr trace, add wire to fix
 
 
** Fixed on Rev 2 PCB
 
** Fixed on Rev 2 PCB
  

Revision as of 12:34, 20 September 2024

LB-6850-02 P1653-720px.jpg

Features

  • Serial/Parallel I/O Card
  • 68B50 UART
  • 1.8432 MHz oscillator
    • Baud Rate Clock (115,200 baud oscillator)
  • Control PLD
  • 100x50mm card

Design

ACIA

  • 68B50 UART
  • Baud Rate Clock (115,200 baud oscillator)

LB-68B50-02 ACIA-Rev2.PNG

PLD

LB-68B50-02 U2 PLD.PNG

LB-68B50-02_6XXX_PLD Listing

  • 6XXX (6502, 6802, 6809 specific)
Name       LB-68B50-02_6XXX_PLD;
Partno     ATF16V8B;
Date       09/20/24;
Revision   01;
Designer   DOUG G;
Company    LAND BOARDS LLC;
Assembly   LB-68B50-02_6XXX_U2;
Location   Rustbelt, US;
Device     G16V8;

/*
	68B50 Control for LB-6809-01, LB-6802-01, and LB-65CXX CPU boards
	0x8000-0xBFFF - 16KB I/O space
*/

/* Control inputs */
PIN    1   = CPUA15;
PIN    2   = CPUA14;
PIN    3   = CPUA13;
PIN    4   = CPUA12;
PIN    5   = CPUA11;
PIN    6   = CPUA10;
PIN    7   = CPUA1;
PIN    8   = CPUA0;
PIN    9   = !IOCS;	/* IOCS is IO space decoded on all CPU cards 	*/
PIN    11   = VDA;	/* Not used in any version	*/
PIN    12   = VPB;	/* VPB is enable on 6802, 6809 AND 6502 (Rev 2 rwk) CPUs */
PIN    14   = !IORQ;	/* IORQ* is enable on Z80 cards	*/

/* Address Decode and Chip Select outputs */
PIN    16  = ACIACS1;
PIN    17  = ACIACS0;
PIN    18  = ACIARS;
PIN    19  = ACIAE;

ACIACS1 = CPUA15 & !CPUA14 & IOCS;

ACIACS0 = CPUA15 & !CPUA14 & IOCS;

ACIARS = CPUA0;

ACIAE = CPUA15 & !CPUA14 & IOCS & VPB;

LB-68B50-02_Z80_PLD PLD Listing

Name       LB-68B50-02_Z80_PLD;
Partno     ATF16V8B;
Date       09/19/24;
Revision   01;
Designer   DOUG G;
Company    LAND BOARDS LLC;
Assembly   LB-6850-02_U2;
Location   Rustbelt, US;
Device     G16V8;

/*
	68B50 Control for Z80 CPU board
*/

/* Control inputs */
PIN    1   = CPUA15;
PIN    2   = CPUA14;
PIN    3   = CPUA13;
PIN    4   = CPUA12;
PIN    5   = CPUA11;
PIN    6   = CPUA10;
PIN    7   = CPUA1;
PIN    8   = CPUA0;
PIN    9   = !IOCS;
PIN    11  = VDA;
PIN    12  = VPB;
PIN    13  = !IORQ;

/* Address Decode and Chip Select outputs */
PIN    16  = ACIACS1;
PIN    17  = ACIACS0;
PIN    18  = ACIARS;
PIN    19  = ACIAE;

ACIACS1 = IOCS & IORQ;

ACIACS0 = IOCS & IORQ;

ACIARS = CPUA0;

ACIAE = IOCS & IORQ;

J2 - FTDI Header)

LB-68B50-02 J2 FTDI.PNG

  • 5V levels
  • Pinout
  1. GND
  2. CTS (in)
  3. VCC
  4. TX (out)
  5. RX (in)
  6. RTS (out)

Backplane

LB-68B50-01 BKPL.PNG

Mechanicals

Rev 1

LB-68B50-02 Rev1 MECHS.PNG

Checkout

Rev 2 Changes

  • Fixed IOCS* to be on J1-38
  • Fixed IORQ signal
    • Inv on one end but not on the other end on schematic

Rev 1

LB-6850-02 FRONT REV1(BLK).png

  • Missing IORQ signal. Inv on once end but not on other end
    • Add wire U2-13 to J1-51 (Z80)
  • IOCS* is on wrong pin (J1-37)
  • IOCS* should be on pin (J1-38)

LB-68B50-02 NP Errors-Rev2.PNG

    • Fixed on Rev 2 PCB

LB-68B50-02 NP Fixed-Rev2.PNG

Assembly Sheet