Difference between revisions of "MC1024 Build"

From blwiki
Jump to: navigation, search
(Volume 9)
(Features)
(3 intermediate revisions by the same user not shown)
Line 2: Line 2:
  
 
* Boots 7 different OS images
 
* Boots 7 different OS images
* On booting press S followed by the number below.
+
* On booting press S followed by the number below
 +
* [https://www.retrobrewcomputers.org/doku.php?id=builderpages:rhkoolstar:mc-2g-1024 Webpage for mc-2g-1024]
 +
 
 +
=== Features ===
 +
 
 +
* FPGA implementation includes MMU with 16 kbyte memory pages,
 +
** This version supports 4 serial consoles, with console 4 pre-configured for use with an ESP 8266 module.
 +
** The original "dumb" console was discontinued.
 +
** A 50 Hz interrupt clock and an SDSC-SDHC card interface.
 +
** It also includes a software controllable reset, paging the ROM back in.
 +
* A ROM monitor  which includes FORMAT, GETSYS, PUTSYS, Memory debug (DUMP and CHANGE) and provides for using these functions at or from arbitrary memory addresses.
 +
* BIOS/BNKBIOS/XIOS for CPM-2, CPM-3, MPM-2, ZSDOS and ZPM3 that use 3 diskdrives A: B: and C: on which any of the available 8MB diskslices (called Volumes) can be mounted
 +
** A 2GB SD card can hold upto 253 of these volumes.
 +
** All BIOS-es use paged memory for either system memory and/or a RAM-disk. All BIOSes have a time and date function
 +
* OSes for CP/M 2.2, Dos+ 2.5, CP/M 3.1, MP/M 2.1, ZSDOS/ZCPR2 and ZPM3 from original sources.
 +
** All OSes come with their original set of transient commands, with patches where appliccable.
 +
** The extra features, like time stamping password protection etc. are not enabled, to keep all volumes accessible from all OS-es.
 +
** This can be modified at the users discretion.
 +
** Grant's Nascom ROM BASIC is  provided as a loadable image to be run from RAM (saving memory blocks in the FPGA)
 +
* Tooling for mounting the diskdrives on te fly, ramdisk initialization, reset and startup where needed.
 +
** Also Y2k compliant time and date functions are included.
  
 
=== S1 - Dos+ 2.5  Copyright 1986 (c) by C.B. Falconer ===
 
=== S1 - Dos+ 2.5  Copyright 1986 (c) by C.B. Falconer ===

Revision as of 13:06, 10 November 2019

Multicomp MC-2G-1024 Build

Features

  • FPGA implementation includes MMU with 16 kbyte memory pages,
    • This version supports 4 serial consoles, with console 4 pre-configured for use with an ESP 8266 module.
    • The original "dumb" console was discontinued.
    • A 50 Hz interrupt clock and an SDSC-SDHC card interface.
    • It also includes a software controllable reset, paging the ROM back in.
  • A ROM monitor which includes FORMAT, GETSYS, PUTSYS, Memory debug (DUMP and CHANGE) and provides for using these functions at or from arbitrary memory addresses.
  • BIOS/BNKBIOS/XIOS for CPM-2, CPM-3, MPM-2, ZSDOS and ZPM3 that use 3 diskdrives A: B: and C: on which any of the available 8MB diskslices (called Volumes) can be mounted
    • A 2GB SD card can hold upto 253 of these volumes.
    • All BIOS-es use paged memory for either system memory and/or a RAM-disk. All BIOSes have a time and date function
  • OSes for CP/M 2.2, Dos+ 2.5, CP/M 3.1, MP/M 2.1, ZSDOS/ZCPR2 and ZPM3 from original sources.
    • All OSes come with their original set of transient commands, with patches where appliccable.
    • The extra features, like time stamping password protection etc. are not enabled, to keep all volumes accessible from all OS-es.
    • This can be modified at the users discretion.
    • Grant's Nascom ROM BASIC is provided as a loadable image to be run from RAM (saving memory blocks in the FPGA)
  • Tooling for mounting the diskdrives on te fly, ramdisk initialization, reset and startup where needed.
    • Also Y2k compliant time and date functions are included.

S1 - Dos+ 2.5 Copyright 1986 (c) by C.B. Falconer

Z80 CP/M BIOS 2.20
Based on MULTICOMP by G. Searle 2007-13
http://searle.hostei.com/grant/Multicomp

Dos+ 2.5  Copyright 1986 (c) by C.B. Falconer

CCP+ Ver. 2.2

A>

SD Vol 001.png

S2 - CP/M 2.2 (c) 1979 by Digital Research

Z80 CP/M BIOS 2.20
Based on MULTICOMP by G. Searle 2007-13
http://searle.hostei.com/grant/Multicomp

CP/M 2.2 (c) 1979 by Digital Research

STARTUP?

A>

SD Vol 002.png

S3 - CP/M Version 3.0 BIOS (2016/9/13)

CP/M V3.0 Loader
Copyright (C) 1998, Caldera Inc.

 BNKBIOS3 SPR  FA00  0600
 BNKBIOS3 SPR  7400  0C00
 RESBDOS3 SPR  F400  0600
 BNKBDOS3 SPR  4600  2E00

 61K TPA

CP/M Version 3.0 BIOS (2016/9/13)
FPGA-Z80 Multicomputer
Original concept by Grant Searle

A>

SD Vol 003.png

S4 - MP/M II V2.1 - Copyright (C) 1981, Digital Research

MP/M II V2.1 Loader
Copyright (C) 1981, Digital Research
Nmb of consoles     =  4
Breakpoint RST #    =  6
Memory Segment Table:
SYSTEM  DAT  FF00H  0100H
TMPD    DAT  FE00H  0100H
USERSYS STK  FC00H  0200H
XIOSJMP TBL  FB00H  0100H
RESBDOS SPR  EF00H  0C00H
XDOS    SPR  CD00H  2200H
BNKXIOS SPR  C200H  0B00H
BNKBDOS SPR  9F00H  2300H
BNKXDOS SPR  9D00H  0200H
TMP     SPR  9900H  0400H
LCKLSTS DAT  9600H  0300H
CONSOLE DAT  9200H  0400H
-------------------------
MP/M II Sys  9200H  6E00H  Bank 0
Memseg  Usr  0000H  C000H  Bank 1
Memseg  Usr  0000H  C000H  Bank 2
Memseg  Usr  0000H  C000H  Bank 3
Memseg  Usr  0000H  C000H  Bank 4
Memseg  Usr  0000H  C000H  Bank 5
Memseg  Usr  0000H  C000H  Bank 6
Memseg  Usr  0000H  9200H  Bank 0

Enter volume number for drive B:

SD Vol 004.png

S5 - Z80 BASIC Ver 4.7b - Copyright (C) 1978 by Microsoft

SD Vol 005.png

S6 - ZSDOS v1.1 (c) 1986-8 Harold F. Bower & Cameron W. Cotrill

Z80 CP/M BIOS 2.20
Based on MULTICOMP by G. Searle 2007-13
http://searle.hostei.com/grant/Multicomp

ZSDOS v1.1 (c) 1986-8 Harold F. Bower & Cameron W. Cotrill
ZCPR2 (c) 1982 by Richard Conn

PATH  Version 1.0
Current Path in Symbolic Form --
        $  0: --> A$: --> A  0:
Current Path in Absolute Form --
        A  0: --> A  0: --> A  0:
Current Path in Named Directory Form --
        ▒: --> ▒: --> ▒:
RamDisk: Initialized

ZSDOS Time Stamp Loader, Ver 1.1
  Copyright (C) 1988  by H.F.Bower / C.W.Cotrill

 ...loaded at FA00H
 Clock is : MULTICOMP BIOS Clock    0.1

SD Vol 006.png

SD Vol 006B.png

S7 - ZCPR compatible system for CP/M+ by Simeon Cran

CP/M V3.0 LoaderBIOS for Grant Searle's Multicomputer

 Loading ZPM3...
 BNKBIOS3 SPR  FA00  0600
 BNKBIOS3 SPR  7400  0C00
 RESBDOS3 SPR  F400  0600
 BNKBDOS3 SPR  4600  2E00

 61K TPA

CP/M Version 3.0 BIOS (2016/9/13)
FPGA-Z80 Multicomputer
Original concept by Grant Searle

    ZCPR compatible system for CP/M+ by Simeon Cran

Loading NAMES.NDR

RamDisk: Already available

00:00 A0:SYS>

SD Vol 007.png

Additional Volumes

Volume 9

Volume9.png

Volume9B.png

Volume9C.png

Volume9D.png

Volume9E.png

Volume 10

Volume10.png

Volume10B.png

Volume10C.png

Volume10D.png

Volume10E.png