Difference between revisions of "R32V2020 Target Hardware"
Jump to navigation
Jump to search
Blwikiadmin (talk | contribs) (Created page with "= Initial Target Hardware = * Initial specific target is an [http://land-boards.com/blwiki/index.php?title=Cyclone_IV_FPGA_EP4CE6E22C8N_Development_Board_USB_V2 Altera EP4CE6...") |
Blwikiadmin (talk | contribs) |
||
Line 3: | Line 3: | ||
* Initial specific target is an [http://land-boards.com/blwiki/index.php?title=Cyclone_IV_FPGA_EP4CE6E22C8N_Development_Board_USB_V2 Altera EP4CE6 FPGA Development Board]. | * Initial specific target is an [http://land-boards.com/blwiki/index.php?title=Cyclone_IV_FPGA_EP4CE6E22C8N_Development_Board_USB_V2 Altera EP4CE6 FPGA Development Board]. | ||
− | + | [[file:http://land-boards.com/blwiki/images/2/2c/EP4-FPGA-VGA.jpg]] | |
− | |||
== EP4CE6 Resources == | == EP4CE6 Resources == | ||
Revision as of 12:21, 10 April 2022
Contents
Initial Target Hardware
- Initial specific target is an Altera EP4CE6 FPGA Development Board.
File:Http://land-boards.com/blwiki/images/2/2c/EP4-FPGA-VGA.jpg
EP4CE6 Resources
- Cyclone IV lowest end part
- Logic Elements (LEs) = 6276
- Embedded Memory (1Kx9 blocks) = 30
Advantages to the Spartan as a target
- Spartan FPGA boards are inexpensive and widely available.
- There's enough BlockRAM in a Spartan FPGA to have separate Instruction, Data and Stack Memory spaces.
- This makes CPU design much simpler since there's very little need for multiplexing of address/data for common busses.
- Produces significant bandwidth improvements
- See the Architecture document(s) for details.
Porting to other FPGAs
Ownership
- We all stand on the shoulders of giants.
- The concepts in this RISC design are found in any Computer Architecture Design textbook.
Warning
- Use at your own risk.
- If you brick your part or it melt to a puddle, it's on you not me.