Difference between revisions of "IOP-16 Performance"
Jump to navigation
Jump to search
Blwikiadmin (talk | contribs) |
Blwikiadmin (talk | contribs) |
||
| Line 1: | Line 1: | ||
| − | Good enough performance | + | "Good enough" performance |
* FPGA clock = 50 MHz | * FPGA clock = 50 MHz | ||
Revision as of 15:52, 19 April 2022
"Good enough" performance
- FPGA clock = 50 MHz
- High enough IOP-16 Performance - 12.5 MIPS
- 4 of 50 MHz FPGA clocks
Peripheral Strobes
- 1 clock wide write strobes
- 2 clock wide read strobes
