Difference between revisions of "ODAS-PSOC5"
Jump to navigation
Jump to search
Blwikiadmin (talk | contribs) (→CAD) |
Blwikiadmin (talk | contribs) (→CAD) |
||
| Line 151: | Line 151: | ||
| − | == CAD == | + | == CAD - Rev X4 == |
[[file:ODAS-PSOC5-CAD-X4-BW.PNG]] | [[file:ODAS-PSOC5-CAD-X4-BW.PNG]] | ||
Revision as of 13:15, 15 March 2022
Features
- PSOC part CY8C5267AXI-LP051
- Core: ARM Cortex M3
- Data Bus Width: 32 bit
- Maximum Clock Frequency: 67 MHz
- Program Memory Size: 128 kB
- Data RAM Size: 32 kB
- ADC Resolution: 12 bit
- Data RAM Type: SRAM
- Interface Type: I2C, USB
- Number of ADC Channels: 1
- Number of I/Os: 72 I/O
- Number of Timers/Counters: 4 Timer
- Program Memory Type: Flash
Connectors
P1
| Pin | Descr | Pin | Descr | |
|---|---|---|---|---|
| 1 | GND | 2 | GND | |
| 3 | VCC (Zone 0) | 4 | VCC (Zone 0) | |
| 5 | Pin.85 | 6 | Pin.84 | |
| 7 | Pin.83 | 8 | Pin.82 | |
| 9 | Pin.81 | 10 | Pin.80 | |
| 11 | Pin.79 | 12 | Pin.78 | |
| 13 | Pin.77 | 14 | Pin.76 | |
| 15 | Pin.74 | 16 | Pin.73 | |
| 17 | Pin.72 | 18 | Pin.71 | |
| 19 | Pin.70 | 20 | Pin.69 | |
| 21 | Pin.68 | 22 | Pin.67 | |
| 23 | Pin.56 | 24 | Pin.55 | |
| 25 | Pin.54 | 26 | Pin.53 | |
| 27 | Pin.52 | 28 | Pin.51 | |
| 29 | Pin.49 | 30 | Pin.48 | |
| 31 | Pin.47 | 32 | Pin.46 | |
| 33 | Pin.45 | 34 | Pin.44 | |
| 35 | VCC (Zone 3) | 36 | VCC (Zone 3) | |
| 37 | GND | 38 | GND | |
| 39 | N/C | 40 | N/C |
CAD - Rev X4
Test Setup
- (2) LED-TEST-2 cards
