Difference between revisions of "RETRO-65C816"
Jump to navigation
Jump to search
Blwikiadmin (talk | contribs) |
Blwikiadmin (talk | contribs) |
||
| Line 11: | Line 11: | ||
* 1MB SRAM | * 1MB SRAM | ||
** 45nS access time | ** 45nS access time | ||
| − | * FTDI USB | + | * USB B |
| + | ** FTDI USB to TTL | ||
| + | ** Tx/Rx LEDs | ||
* VGA | * VGA | ||
** 2:2:2 R:G:B | ** 2:2:2 R:G:B | ||
Revision as of 00:57, 30 May 2022
Features
- 65C816 CPU
- 3.3V
- 8 MHz
- All pins are brought to FPGA
- Address A0-A15 and Data lines also go directly to the SRAM
- FPGA can have the ROM internally or download it to the SRAM
- 1MB SRAM
- 45nS access time
- USB B
- FTDI USB to TTL
- Tx/Rx LEDs
- VGA
- 2:2:2 R:G:B
- PS/2 keyboard
- 5V KEYBOARD
- Level translator to 3.3V for FPGA
- SD card socket
- Full-sized SD
- QMTECH FPGA card mounts on top
65C816 CPU
Block Diagram
Timing
