Difference between revisions of "R32V2020 Performance"
Jump to navigation
Jump to search
Blwikiadmin (talk | contribs) (Created page with "= Design Status = * Un-optimized instruction queue ** Not yet a pipelined design * Using the card's 50 MHz oscillator ** 20 nS clock rate = Theoretical Performance = * 6 Cl...") |
Blwikiadmin (talk | contribs) |
||
| Line 1: | Line 1: | ||
= Design Status = | = Design Status = | ||
| + | |||
| + | <video type="youtube">wWzc5IzBj6Y</video> | ||
* Un-optimized instruction queue | * Un-optimized instruction queue | ||
Latest revision as of 13:41, 10 April 2022
Contents
Design Status
- Un-optimized instruction queue
- Not yet a pipelined design
- Using the card's 50 MHz oscillator
- 20 nS clock rate
Theoretical Performance
- 6 Clocks per Instruction
- 20 nS/clock (50 MHz)
- 120 nS / instruction
- 8.33 MIPs
Measured Performance
First Performance Test
- 60 clocks, 10 instructions, 1.2 uS
<img src="https://user-images.githubusercontent.com/1524110/58422589-f230a200-8060-11e9-9e54-7effd69b2185.PNG"></img>
