Difference between revisions of "A-ESTF V2 EP4CE22 Board"

From Land Boards Wiki
Jump to navigation Jump to search
 
(112 intermediate revisions by the same user not shown)
Line 24: Line 24:
 
** 13 of the pins are input only
 
** 13 of the pins are input only
  
−
=== Core Board Features ===
+
=== Resources ===
  
−
[[File:CoreBoardHeaders.jpg]]
+
[[File:EP4CE55_RESOURCES.PNG]]
−
 
 
−
[[File:CoreBoardBottom.jpg]]
 
  
 
== FPGA Daughtercard ==
 
== FPGA Daughtercard ==
Line 43: Line 41:
  
 
=== Left I/O Connector ===
 
=== Left I/O Connector ===
 +
 +
[[File:IO_Left.jpg]]
  
 
[[File:A-ESTF_Left_IO.jpg]]
 
[[File:A-ESTF_Left_IO.jpg]]
 +
 +
[[File:Left-50-to-60-map.PNG]]
  
 
{| class="wikitable"
 
{| class="wikitable"
Line 370: Line 372:
  
 
=== Right I/O Connector ===
 
=== Right I/O Connector ===
 +
 +
[[File:IO_Right.jpg]]
  
 
[[File:A-ESTF_Right_IO.jpg]]
 
[[File:A-ESTF_Right_IO.jpg]]
 +
 +
[[File:IO_Conn_RIGHT.png]]
  
 
{| class="wikitable"
 
{| class="wikitable"
Line 378: Line 384:
 
! FPGA_Pin
 
! FPGA_Pin
 
! Function
 
! Function
−
! J9
+
! J10
−
!  
+
! X
 
! 60Pin
 
! 60Pin
 
! 50Pin
 
! 50Pin
 
! FPGA_Pin
 
! FPGA_Pin
 
! Function
 
! Function
−
! J9
+
! J10
 
|-
 
|-
−
| 1
+
| 60
 
| 50
 
| 50
 
| 5V
 
| 5V
Line 392: Line 398:
 
|  
 
|  
 
|  
 
|  
−
| 2
+
| 59
 
| 49
 
| 49
 
| 5V
 
| 5V
Line 398: Line 404:
 
|  
 
|  
 
|-
 
|-
−
| 3
+
| 58
 
| 48
 
| 48
 
| NC
 
| NC
Line 404: Line 410:
 
|  
 
|  
 
|  
 
|  
−
| 4
+
| 57
 
| 47
 
| 47
 
| NC
 
| NC
Line 410: Line 416:
 
|  
 
|  
 
|-
 
|-
−
| 5
+
| 56
 
| 38
 
| 38
 
| GND
 
| GND
 
| Power
 
| Power
−
| 2
 
 
|  
 
|  
−
| 6
+
|  
 +
| 55
 
| 37
 
| 37
 
| GND
 
| GND
 
| Power
 
| Power
−
| 1
+
|  
 
|-
 
|-
−
| 7
+
| 54
 
| 46
 
| 46
 
| PIN_C15
 
| PIN_C15
Line 428: Line 434:
 
|  
 
|  
 
|  
 
|  
−
| 8
+
| 53
 
| 45
 
| 45
 
| PIN_B16
 
| PIN_B16
Line 434: Line 440:
 
|  
 
|  
 
|-
 
|-
−
| 9
+
| 52
 
| 44
 
| 44
 
| PIN_D15
 
| PIN_D15
Line 440: Line 446:
 
|  
 
|  
 
|  
 
|  
−
| 10
+
| 51
 
| 43
 
| 43
 
| PIN_C16
 
| PIN_C16
Line 446: Line 452:
 
|  
 
|  
 
|-
 
|-
−
| 11
+
| 50
 
| 42
 
| 42
 
| PIN_F15
 
| PIN_F15
Line 452: Line 458:
 
|  
 
|  
 
|  
 
|  
−
| 12
+
| 49
 
| 41
 
| 41
 
| PIN_D16
 
| PIN_D16
Line 458: Line 464:
 
|  
 
|  
 
|-
 
|-
−
| 13
+
| 48
 
| 40
 
| 40
 
| PIN_G15
 
| PIN_G15
Line 464: Line 470:
 
|  
 
|  
 
|  
 
|  
−
| 14
+
| 47
 
| 39
 
| 39
 
| PIN_F16
 
| PIN_F16
Line 470: Line 476:
 
|  
 
|  
 
|-
 
|-
−
| 15
+
| 46
 
| 35
 
| 35
 
| PIN_J13
 
| PIN_J13
Line 476: Line 482:
 
|  
 
|  
 
|  
 
|  
−
| 16
+
| 45
 
| 36
 
| 36
 
| PIN_T11
 
| PIN_T11
 
| IO0
 
| IO0
−
| 11
+
| 34
 
|-
 
|-
−
| 17
+
| 44
 
| 34
 
| 34
 
| PIN_F14
 
| PIN_F14
 
| IO1
 
| IO1
−
| 11
+
| 32
 
|  
 
|  
−
| 18
+
| 43
 
| 33
 
| 33
 
| PIN_F13
 
| PIN_F13
 
| LCDdat[7]/IO2
 
| LCDdat[7]/IO2
−
| 14
+
| 33
 
|-
 
|-
−
| 19
+
| 42
 
| 32
 
| 32
 
| PIN_K16
 
| PIN_K16
 
| IO3
 
| IO3
−
| 13
+
| 28
 
|  
 
|  
−
| 20
+
| 41
 
| 31
 
| 31
 
| PIN_J14
 
| PIN_J14
 
| LCDdat[6]/IO4
 
| LCDdat[6]/IO4
−
| 16
+
| 31
 
|-
 
|-
−
| 21
+
| 40
 
| 27
 
| 27
 
| PIN_R11
 
| PIN_R11
 
| IO5
 
| IO5
−
| 15
+
| 27
 
|  
 
|  
−
| 22
+
| 39
 
| 28
 
| 28
 
| PIN_K15
 
| PIN_K15
 
| LCDdat[5]/IO6
 
| LCDdat[5]/IO6
−
| 18
+
| 26
 
|-
 
|-
−
| 23
+
| 38
 
|  
 
|  
 
| NC
 
| NC
Line 524: Line 530:
 
|  
 
|  
 
|  
 
|  
−
| 24
+
| 37
 
| 25
 
| 25
 
| PIN_E10
 
| PIN_E10
 
| IO7
 
| IO7
−
| 19
+
| 25
 
|-
 
|-
−
| 25
+
| 36
 
| 26
 
| 26
 
| PIN_F9
 
| PIN_F9
 
| LCDdat[4]/IO8
 
| LCDdat[4]/IO8
−
| 20
+
| 24
 
|  
 
|  
−
| 26
+
| 35
 
| 23
 
| 23
 
| PIN_L14
 
| PIN_L14
 
| IO9
 
| IO9
−
| 21
+
| 23
 
|-
 
|-
−
| 27
+
| 34
 
| 24
 
| 24
 
| PIN_L13
 
| PIN_L13
 
| LCDdat[3]/IO10
 
| LCDdat[3]/IO10
−
| 22
 
 
|  
 
|  
−
| 28
+
|  
 +
| 33
 
|  
 
|  
 
| PIN_L16
 
| PIN_L16
 
| IO11
 
| IO11
−
| 23
+
|  
 
|-
 
|-
−
| 29
+
| 32
 
| 19
 
| 19
 
| PIN_L15
 
| PIN_L15
 
| LCDdat[2]/IO12
 
| LCDdat[2]/IO12
−
| 24
+
| 18
 
|  
 
|  
−
| 30
+
| 31
 
| 20
 
| 20
 
| PIN_J15
 
| PIN_J15
 
| rst/IO13
 
| rst/IO13
−
| 25
+
| 20
 
|-
 
|-
−
| 31
+
| 30
 
| 14
 
| 14
 
| GND
 
| GND
 
| Power
 
| Power
 +
| 14
 
|  
 
|  
−
|  
+
| 29
−
| 32
 
 
| 13
 
| 13
 
| GND
 
| GND
 
| Power
 
| Power
−
|  
+
| 13
 
|-
 
|-
−
| 33
+
| 28
 
| 17
 
| 17
 
| PIN_N12
 
| PIN_N12
 
| LCDdat[1]/IO14
 
| LCDdat[1]/IO14
−
| 26
+
| 16
 
|  
 
|  
−
| 34
+
| 27
 
| 18
 
| 18
 
| PIN_J16
 
| PIN_J16
 
| resetbtn/IO15
 
| resetbtn/IO15
−
| 27
+
| 18
 
|-
 
|-
−
| 35
+
| 26
 
| 16
 
| 16
 
| PIN_N15
 
| PIN_N15
 
| LCDdat[0]/IO16
 
| LCDdat[0]/IO16
−
| 28
+
| 12
 
|  
 
|  
−
| 36
+
| 25
 
| 15
 
| 15
 
| PIN_N16
 
| PIN_N16
 
| IO17
 
| IO17
−
| 29
+
| 15
 
|-
 
|-
−
| 37
+
| 24
 
| 12
 
| 12
 
| PIN_N14
 
| PIN_N14
 
| LCDen/IO18
 
| LCDen/IO18
−
| 30
+
| 10
 
|  
 
|  
−
| 38
+
| 23
 
| 11
 
| 11
 
| PIN_P16
 
| PIN_P16
 
| IO19
 
| IO19
−
| 31
+
| 11
 
|-
 
|-
−
| 39
+
| 22
 
| 10
 
| 10
 
| PIN_P15
 
| PIN_P15
 
| rw/LCDWR/IO20
 
| rw/LCDWR/IO20
−
| 32
+
| 8
 
|  
 
|  
−
| 40
+
| 21
 
| 9
 
| 9
 
| PIN_P14
 
| PIN_P14
 
| IO21
 
| IO21
−
| 33
+
| 9
 
|-
 
|-
−
| 41
+
| 20
 
| 8
 
| 8
 
| PIN_T15
 
| PIN_T15
 
| LCDrs/IO22
 
| LCDrs/IO22
−
| 34
+
| 6
 
|  
 
|  
−
| 42
+
| 19
 
| 7
 
| 7
 
| PIN_R16
 
| PIN_R16
 
| IO23
 
| IO23
−
| 35
+
| 7
 
|-
 
|-
−
| 43
+
| 18
 
| 6
 
| 6
 
| PIN_T14
 
| PIN_T14
Line 644: Line 650:
 
|  
 
|  
 
|  
 
|  
−
| 44
+
| 17
 
| 5
 
| 5
 
| PIN_R14
 
| PIN_R14
Line 650: Line 656:
 
|  
 
|  
 
|-
 
|-
−
| 45
+
| 16
 
| 4
 
| 4
 
| PIN_T13
 
| PIN_T13
Line 656: Line 662:
 
|  
 
|  
 
|  
 
|  
−
| 46
+
| 15
 
| 3
 
| 3
 
| PIN_R13
 
| PIN_R13
Line 662: Line 668:
 
|  
 
|  
 
|-
 
|-
−
| 47
+
| 14
 
| 2
 
| 2
 
| PIN_E16
 
| PIN_E16
Line 668: Line 674:
 
|  
 
|  
 
|  
 
|  
−
| 48
+
| 13
 
| 1
 
| 1
 
| PIN_E15
 
| PIN_E15
Line 674: Line 680:
 
|  
 
|  
 
|-
 
|-
−
| 49
+
| 12
 
|  
 
|  
 
| PIN_B9
 
| PIN_B9
Line 680: Line 686:
 
|  
 
|  
 
|  
 
|  
−
| 50
+
| 11
 
|  
 
|  
 
| PIN_A9
 
| PIN_A9
Line 686: Line 692:
 
|  
 
|  
 
|-
 
|-
−
| 51
+
| 10
 
|  
 
|  
 
| PIN_A8
 
| PIN_A8
Line 692: Line 698:
 
|  
 
|  
 
|  
 
|  
−
| 52
+
| 9
 
|  
 
|  
 
| PIN_B8
 
| PIN_B8
Line 698: Line 704:
 
|  
 
|  
 
|-
 
|-
−
| 53
+
| 8
 
|  
 
|  
 
| PIN_M15
 
| PIN_M15
Line 704: Line 710:
 
|  
 
|  
 
|  
 
|  
−
| 54
+
| 7
 
|  
 
|  
 
| PIN_M16
 
| PIN_M16
Line 710: Line 716:
 
|  
 
|  
 
|-
 
|-
−
| 55
+
| 6
 
|  
 
|  
 
| GND
 
| GND
 
|  
 
|  
−
| 40
 
 
|  
 
|  
−
| 56
+
|  
 +
| 5
 
|  
 
|  
 
| GND
 
| GND
 
| GND
 
| GND
−
| 39
+
|  
 
|-
 
|-
−
| 57
+
| 4
 
|  
 
|  
 
| PIN_T12
 
| PIN_T12
Line 728: Line 734:
 
|  
 
|  
 
|  
 
|  
−
| 58
+
| 3
 
|  
 
|  
 
| PIN_R12
 
| PIN_R12
Line 734: Line 740:
 
|  
 
|  
 
|-
 
|-
−
| 59
+
| 2
 
|  
 
|  
 
| NC
 
| NC
Line 740: Line 746:
 
|  
 
|  
 
|  
 
|  
−
| 60
+
| 1
 
|  
 
|  
 
| CLK_M1
 
| CLK_M1
Line 747: Line 753:
 
|-
 
|-
 
|  
 
|  
−
| 22
+
| 30
 
| GND
 
| GND
 
| Power
 
| Power
 +
| 30
 
|  
 
|  
 
|  
 
|  
−
|  
+
| 29
−
| 21
 
 
| GND
 
| GND
 
| Power
 
| Power
−
|  
+
| 29
 
|-
 
|-
 
|  
 
|  
−
| 30
+
| 22
 
| GND
 
| GND
 
| Power
 
| Power
Line 765: Line 771:
 
|  
 
|  
 
|  
 
|  
−
| 29
+
| 21
 
| GND
 
| GND
 
| Power
 
| Power
Line 773: Line 779:
  
 
=== Front I/O Connector ===
 
=== Front I/O Connector ===
 +
 +
[[File:IO_Front.jpg]]
 +
 +
[[File:Front.PNG]]
  
 
{| class="wikitable"
 
{| class="wikitable"
−
! 60Pin
+
! 40Pin
 
! FPGA_Pin
 
! FPGA_Pin
 
! Function
 
! Function
 
!  
 
!  
−
! 60Pin
+
! 40Pin
 
! FPGA_Pin
 
! FPGA_Pin
 
! Function
 
! Function
Line 955: Line 965:
 
== Interfaces ==
 
== Interfaces ==
  
−
=== DS1820 Temp Sensor ===
+
=== Clocks ===
 +
 
 +
* Y1 = PIN_M2
 +
* CLK_50M = PIN_E1
 +
 
 +
=== EPCS Configuration EEPROM ===
 +
 
 +
* EPCS_CS = PIN_D2
 +
* EPCS_DATA0 = PIN_H2
 +
* EPCS_DCLK = PIN_H1
 +
* EPCS_SDO = PIN_C1
 +
 
 +
=== 24C04 EEPROM ===
 +
 
 +
[[File:24C04_EEPROM.jpg]]
 +
 
 +
* PIN_R5 = I2C_SCL
 +
* PIN_T4 = I2C-SDA
 +
 
 +
=== SDRAM ===
 +
 
 +
[[File:SDRAM.PNG]]
 +
 
 +
* SDR_AD[12] Bidir PIN_C6
 +
* SDR_AD[11] Bidir PIN_C8
 +
* SDR_AD[10] Bidir PIN_A10
 +
* SDR_AD[9] Bidir PIN_C9
 +
* SDR_AD[8] Bidir PIN_C11
 +
* SDR_AD[7] Bidir PIN_C14
 +
* SDR_AD[6] Bidir PIN_D11
 +
* SDR_AD[5] Bidir PIN_D12
 +
* SDR_AD[4] Bidir PIN_D14
 +
* SDR_AD[3] Bidir PIN_A12
 +
* SDR_AD[2] Bidir PIN_B11
 +
* SDR_AD[1] Bidir PIN_A11
 +
* SDR_AD[0] Bidir PIN_B10
 +
* SDR_BA[1] Bidir PIN_D9
 +
* SDR_BA[0] Bidir PIN_E9
 +
* SDR_CAS Bidir PIN_A7
 +
* SDR_CKE Bidir PIN_A15
 +
* SDR_CLK Bidir PIN_B14
 +
* SDR_CS Bidir PIN_E8
 +
* SDR_DA[15] Bidir PIN_D3
 +
* SDR_DA[14] Bidir PIN_C3
 +
* SDR_DA[13] Bidir PIN_D5
 +
* SDR_DA[12] Bidir PIN_D6
 +
* SDR_DA[11] Bidir PIN_B12
 +
* SDR_DA[10] Bidir PIN_A13
 +
* SDR_DA[9] Bidir PIN_B13
 +
* SDR_DA[8] Bidir PIN_A14
 +
* SDR_DA[7] Bidir PIN_B6
 +
* SDR_DA[6] Bidir PIN_A5
 +
* SDR_DA[5] Bidir PIN_B5
 +
* SDR_DA[4] Bidir PIN_A4
 +
* SDR_DA[3] Bidir PIN_B4
 +
* SDR_DA[2] Bidir PIN_A3
 +
* SDR_DA[1] Bidir PIN_B3
 +
* SDR_DA[0] Bidir PIN_A2
 +
* SDR_DQM[1] Bidir PIN_E11
 +
* SDR_DQM[0] Bidir PIN_A6
 +
* SDR_RAS Bidir PIN_D8
 +
* SDR_WE Bidir PIN_B7
 +
 
 +
=== DS1820 Temp / IR Sensors ===
  
 
[[File:A-ESTF-V2-Baseboard_DS1820.PNG]]
 
[[File:A-ESTF-V2-Baseboard_DS1820.PNG]]
 +
 +
* CLK_M1 = IR_INPUT
 +
* PIN_K1 = DS1820_dq
  
 
=== A/D and D/A Converters ===
 
=== A/D and D/A Converters ===
Line 963: Line 1,039:
 
[[File:A-ESTF-V2-Baseboard_AD_DA.PNG]]
 
[[File:A-ESTF-V2-Baseboard_AD_DA.PNG]]
  
−
=== LCD and I/O Connector ===
+
* PIN_R12 = DA-SYNC
 +
* PIN_T12 = DA-SCLK
 +
* PIN_R13 = da_data
 +
 
 +
* PIN_R14 = A2DData
 +
* PIN_T13 = ADCLK
 +
* PIN_T14 = ADCS
 +
 
 +
=== PS/2 Connector ===
 +
 
 +
[[File:A-ESTF-V2-Baseboard_PS2.PNG]]
 +
 
 +
* PIN_B1 = ps2kbd_clk
 +
* PIN_C2 = ps2kbd_dat
 +
=== LCD (J5) and I/O (J9) Connector ===
  
−
[[File:A-ESTF-V2-Baseboard_Conns-2x60.PNG]]
+
[[File:IO_Conn_LCD.png]]
 +
 
 +
* The manufacturer schematic (that I found) does not match the connections below
 +
* J5 is a 1x20 pin female connector intended to be used with a "standard" 1602 LCD
 +
** Pin 1 (see schematic below) is adjacent to the J5 silkscreen
 +
* J10 is a 2x20 pin male header
 +
** Pin 2 (see schematic below) is adjacent to the J10 silkscreen
 +
 
 +
[[File:J10-720px.jpg]]
 +
 
 +
 
 +
[[File:Right_IO_Conn_LCD.PNG]]
 +
 
 +
* This is a partial schematic of J5 and J10
 +
 
 +
==== J4 ====
 +
 
 +
* J4 is the voltage selector for the J5 LCD connector
 +
* My board has 50 ohm resistors between the FPGA and J5/J10 connections
 +
* Pinout
 +
** 1-2 = 3.3V (Use this since 50 ohms is not enough to protect inputs)
 +
** 2-3 = 5V
 +
 
 +
==== J10 ====
 +
 
 +
=== RS-232 Connector ===
 +
 
 +
[[File:A-ESTF-V2-Baseboard_RS-232.PNG]]
 +
 
 +
* PIN_T3 = RS232-TX
 +
* PIN_T6 = RS232-RX
 +
 
 +
=== SD Card ===
 +
 
 +
[[File:A-ESTF-V2-Baseboard_SD-Card.PNG]]
 +
 
 +
* PIN_J2 = SD-D3/SDCS
 +
* PIN_P6 = SD-CMD/Sdin/MOSI
 +
* PIN_K2 = SDCS/SD-CLK
 +
* PIN_L8 = SD-D0/Sdout/MISO
 +
 
 +
=== Relay/Motor Driver ULN2003 ===
 +
 
 +
[[File:MotorController.jpg]]
 +
 
 +
[[File:A-ESTF-V2-Baseboard_ULN2003.PNG]]
 +
 
 +
=== VGA Connector ===
 +
 
 +
[[File:A-ESTF-V2-Baseboard_VGA.PNG]]
 +
 
 +
* PIN_L7 = vga_vs
 +
* PIN_M10 = vga_hs
 +
* PIN_K5 = vga_r[4]
 +
* PIN_L2 = vga_r[3]
 +
* PIN_L1 = vga_r[2]
 +
* PIN_N2 = vga_r[1]
 +
* PIN_N1 = vga_r[0]
 +
* PIN_P2 = vga_g[5]
 +
* PIN_P1 = vga_g[4]
 +
* PIN_T2 = vga_g[3]
 +
* PIN_R1 = vga_g[2]
 +
* PIN_P3 = vga_g[1]
 +
* PIN_N3 = vga_g[0]
 +
* PIN_R3 = vga_b[4]
 +
* PIN_N5 = vga_b[3]
 +
* PIN_R4 = vga_b[2]
 +
* PIN_T3 = vga_b[1]
 +
* PIN_R6 = vga_b[0]
 +
 
 +
=== Buzzer ===
 +
 
 +
[[File:Buzzer.PNG]]
 +
 
 +
* PIN_C15 = Buzzer/BELL
  
 
== Switches ==
 
== Switches ==
 +
==== J4 ====
 +
 +
* 1-2 = 3.3V
 +
* 2-3 = 5V
 +
 +
=== Switches on FPGA Card ===
 +
 +
[[File:FPGA_Pushbuttons.jpg]]
 +
 +
* K1 = CONFIG - Reload FPGA from EEPROM
 +
* K2 = PIN_J15 - DEV-CLR -
 +
* K3 = PIN_J16 - DEV-OE - Reset button
  
 
=== DIP Switches ===
 
=== DIP Switches ===
 +
 +
[[File:DIP_Switch.jpg]]
 +
 +
# K10/SW1 - Right conn Pin 54 - FPGA PIN_C15
 +
# K11/SW2 - Right conn Pin 53 - FPGA PIN_
 +
# K12/SW3 - Right conn Pin 52 - FPGA PIN_
 +
# K14/SW4 - Right conn Pin 51 - FPGA PIN_
 +
# SW5/ROW0 - Left conn Pin 58 - FPGA PIN_
 +
# SW6 - Right conn Pin 49 - FPGA PIN_
 +
# SW7/ROW1 - Left conn Pin 59 - FPGA PIN_
 +
# SW8/ROW2 - Left conn Pin 60 - FPGA PIN_
 +
 +
=== Pushbuttons ===
 +
 +
[[File:PushButtons-4.jpg]]
 +
 +
=== Pushbuttons ===
  
 
[[File:A-ESTF-V2-Baseboard_DIP-SW_4PBs.PNG]]
 
[[File:A-ESTF-V2-Baseboard_DIP-SW_4PBs.PNG]]
 +
 +
* DIP_SW_5 = PIN_R7 (ROW0)
 +
* DIP_SW_7 = PIN_T7 (ROW1)
 +
* DIP_SW_8 = PIN_N6 (ROW2)
  
 
=== 3x3 Switch Array ===
 
=== 3x3 Switch Array ===
 +
 +
[[File:SwitchArray.jpg]]
  
 
[[File:A-ESTF-V2-Baseboard_Keys_3x3.PNG]]
 
[[File:A-ESTF-V2-Baseboard_Keys_3x3.PNG]]
  
 
== LEDs ==
 
== LEDs ==
 +
 +
=== LED on FPGA Card ===
 +
 +
* LED_D8 = PIN_M8
 +
 +
=== 8 LEDs ===
 +
 +
[[File:A-ESTF-V2-Baseboard_LEDSx8.PNG]]
 +
 +
* PIN_B16 = LED11 (LED14 on schematic)
 +
* PIN_D15 = LED10 (LED13 on schematic)
 +
* PIN_C16 = LED9
 +
* PIN_F15 = LED8
 +
* PIN_D16 = LED7
 +
* PIN_G15 = LED6
 +
* PIN_F16 = LED5
 +
* PIN_J13 = LED4
  
 
=== Seven Segment Display ===
 
=== Seven Segment Display ===
Line 983: Line 1,199:
 
[[File:A-ESTF-V2-Baseboard_7Seg-LEDs-720px.png]]
 
[[File:A-ESTF-V2-Baseboard_7Seg-LEDs-720px.png]]
  
−
=== 8 LEDs ===
+
[[File:U2-74LS138.PNG]]
 +
 
 +
[[File:U3-74LS138.PNG]]
  
−
[[File:A-ESTF-V2-Baseboard_LEDSx8.PNG]]
+
* PIN_F8 = U2_138_A[0]
 +
* PIN_L4 = U2_128_A[1]
 +
* PIN_L3 = U2_138_A[2]
 +
* PIN_J1 = U3_138_select
 +
* PIN_G5 = U2_138_select
 +
* PIN_D1 = segdata[0]
 +
* PIN_F3 = segdata[1]
 +
* PIN_F2 = segdata[2]
 +
* PIN_F1 = segdata[3]
 +
* PIN_G2 = segdata[4]
 +
* PIN_G1 = segdata[5]
 +
* PIN_E7 = segdata[6]
 +
* PIN_E6 = segdata[7]
  
 
=== 8x8 Matrix Array ===
 
=== 8x8 Matrix Array ===
Line 991: Line 1,221:
 
[[File:A-ESTF-V2-Baseboard_Matrix-LEDs-720px.png]]
 
[[File:A-ESTF-V2-Baseboard_Matrix-LEDs-720px.png]]
  
−
== Programming ==
+
[[File:U2-74LS138.PNG]]
  
−
* Procedure to program the EPCS chip (permanent download)
+
[[File:U3-74LS138.PNG]]
 +
 
 +
* PIN_F8 = U2_138_A[0]
 +
* PIN_L4 = U2_128_A[1]
 +
* PIN_L3 = U2_138_A[2]
 +
* PIN_J1 = U3_138_select
 +
* PIN_G5 = U2_138_select
 +
* PIN_D1 = segdata[0]
 +
* PIN_F3 = segdata[1]
 +
* PIN_F2 = segdata[2]
 +
* PIN_F1 = segdata[3]
 +
* PIN_G2 = segdata[4]
 +
* PIN_G1 = segdata[5]
 +
* PIN_E7 = segdata[6]
 +
* PIN_E6 = segdata[7]
 +
 
 +
== Programming permanent (download) ==
 +
 
 +
* If already created: Open Conversion Setup Data
 +
* if not yet created - procedure create file to program the EPCS64 chip
 +
 
 +
* In Quartus, File > Convert Programming File
  
 
[[File:Prog-001.png]]
 
[[File:Prog-001.png]]
 +
 +
* Looks like
 +
* Select [Create] Memory Map File
  
 
[[File:Prog-002.png]]
 
[[File:Prog-002.png]]
 +
 +
* Programming File Type: JTAG .jic
  
 
[[File:Prog-003.png]]
 
[[File:Prog-003.png]]
 +
 +
* Select: Active Serial
 +
* Configuration device: EPCS64
  
 
[[File:Prog-004.png]]
 
[[File:Prog-004.png]]
 +
 +
* File name: output_file.jic
  
 
[[File:Prog-005.png]]
 
[[File:Prog-005.png]]
  
 
[[File:Prog-006.png]]
 
[[File:Prog-006.png]]
 +
 +
* Flash Loader
  
 
[[File:Prog-007.png]]
 
[[File:Prog-007.png]]
 +
 +
* Device Family: Cyclone IV E
 +
* Device name: EP4CE22
  
 
[[File:Prog-008.png]]
 
[[File:Prog-008.png]]
Line 1,014: Line 1,280:
  
 
[[File:Prog-010.png]]
 
[[File:Prog-010.png]]
 +
 +
* SOF Data: TOP.SOF
  
 
[[File:Prog-011.png]]
 
[[File:Prog-011.png]]
 +
 +
* Click top.sof > Properties: Click Compression
  
 
[[File:Prog-012.png]]
 
[[File:Prog-012.png]]
 +
 +
* Select Generate
  
 
[[File:Prog-013.png]]
 
[[File:Prog-013.png]]
 +
 +
* Save Conversion Setup
  
 
[[File:Prog-014.png]]
 
[[File:Prog-014.png]]
 +
 +
* Program Device
  
 
[[File:Prog-015.png]]
 
[[File:Prog-015.png]]

Latest revision as of 12:14, 2 March 2021

A-ESTF 001 720px.jpg

Core Board Features

  • Board DC5V input
  • FPGA:EP4CE22F17C8N
  • SDRAM:256M bit
  • SPI FLASH configuration : 64M bit
    • M25P64 - use EPCS64 option in Quartus II
  • 50M CLK input
  • Optional crystal oscillator
  • 2 pushbuttons
    • Key2, Key3
  • One key reconfig FPGA
  • One LED output , use test board display.
  • BANK1, BANK2, BANK3 VCCIO
    • J1 sets 2.5V or 3.3V,
  • BANK4, BANK5, BANK6 VCCIO
    • J2 sets 2.5V or 3.3V
  • 94 I/O Pins
    • 13 of the pins are input only

Resources

EP4CE55 RESOURCES.PNG

FPGA Daughtercard

A-ESTF 002 720px.jpg

FPGA

  • FPGA is a EP4CE22F17C8N

A-ESTF V2 EP4CE22 Board-02.png

I/O Conns

Left I/O Connector

IO Left.jpg

A-ESTF Left IO.jpg

Left-50-to-60-map.PNG

60Pin Pin (0.1") FPGA_Pin Function 60Pin Pin (0.1") FPGA_Pin Function
1 49 5V Power 2 50 5V Power
3 47 NC 4 48 NC
5 37 GND Power 6 38 GND Power
7 45 PIN_B1 ps2kbd_clk 8 46 PIN_C2 ps2kbd_dat
9 PIN_D1 segdata[0] 10 NC NC
11 PIN_F3 segdata[1] 12 44 PIN_F2 segdata[2]
13 PIN_F1 segdata[3] 14 42 PIN_G2 segdata[4]
15 36 PIN_G1 segdata[5] 16 40 PIN_E7 segdata[6]
17 34 PIN_E6 segdata[7] 18 35 PIN_F8 U2_138_A[0]
19 32 PIN_L4 U2_128_A[1] 20 33 PIN_L3 U2_138_A[2]
21 28 PIN_J1 U3_138_select 22 31 PIN_G5 U2_138_select
23 26 PIN_K1 ds1820_dq 24 PIN_J2 SD-D3/SDCS
25 27 PIN_P6 SD-CMD/Sdin/MOSI 26 25 PIN_K2 SDCS/SD-CLK
27 23 PIN_L8 SD-D0/Sdout/MISO 28 24 PIN_L7 vga_vs
29 19 PIN_K5 vga_r[4] 30 20 PIN_M10 vga_hs
31 13 GND Power 32 14 GND Power
33 PIN_TMS TMS 34 TDO TDO
35 PIN_TCK TCK 36 TDI TDI
37 17 PIN_L1 vga_r[2] 38 18 PIN_L2 vga_r[3]
39 15 PIN_N1 vga_r[0] 40 16 PIN_N2 vga_r[1]
41 11 PIN_P1 vga_g[4] 42 12 PIN_P2 vga_g[5]
43 9 PIN_R1 vga_g[2] 44 10 PIN_T2 vga_g[3]
45 7 PIN_N3 vga_g[0] 46 8 PIN_P3 vga_g[1]
47 5 PIN_N5 vga_b[3] 48 6 PIN_R3 vga_b[4]
49 3 PIN_T3 vga_b[1] 50 4 PIN_R4 vga_b[2]
51 1 PIN_T4 I2C-SDA 52 2 PIN_R5 I2C_SCL
53 PIN_T3 RS232-TX 54 PIN_R6 vga_b[0]
55 21 GND Power 56 22 GND Power
57 PIN_T6 RS232-RX 58 PIN_R7 ROW0
59 PIN_T7 ROW1 60 PIN_N6 ROW2
29 GND Power 30 GND Power

Right I/O Connector

IO Right.jpg

A-ESTF Right IO.jpg

IO Conn RIGHT.png

60Pin 50Pin FPGA_Pin Function J10 X 60Pin 50Pin FPGA_Pin Function J10
60 50 5V Power 59 49 5V Power
58 48 NC 57 47 NC
56 38 GND Power 55 37 GND Power
54 46 PIN_C15 Buzzer/BELL 53 45 PIN_B16 LED[7]/LED14
52 44 PIN_D15 LED[6]/LED13 51 43 PIN_C16 LED[5]/LED9
50 42 PIN_F15 LED[4]/LED8 49 41 PIN_D16 LED[3]/LED7
48 40 PIN_G15 LED[2]/LED6 47 39 PIN_F16 LED[1]/LED5
46 35 PIN_J13 LED[0]/LED4 45 36 PIN_T11 IO0 34
44 34 PIN_F14 IO1 32 43 33 PIN_F13 LCDdat[7]/IO2 33
42 32 PIN_K16 IO3 28 41 31 PIN_J14 LCDdat[6]/IO4 31
40 27 PIN_R11 IO5 27 39 28 PIN_K15 LCDdat[5]/IO6 26
38 NC 37 25 PIN_E10 IO7 25
36 26 PIN_F9 LCDdat[4]/IO8 24 35 23 PIN_L14 IO9 23
34 24 PIN_L13 LCDdat[3]/IO10 33 PIN_L16 IO11
32 19 PIN_L15 LCDdat[2]/IO12 18 31 20 PIN_J15 rst/IO13 20
30 14 GND Power 14 29 13 GND Power 13
28 17 PIN_N12 LCDdat[1]/IO14 16 27 18 PIN_J16 resetbtn/IO15 18
26 16 PIN_N15 LCDdat[0]/IO16 12 25 15 PIN_N16 IO17 15
24 12 PIN_N14 LCDen/IO18 10 23 11 PIN_P16 IO19 11
22 10 PIN_P15 rw/LCDWR/IO20 8 21 9 PIN_P14 IO21 9
20 8 PIN_T15 LCDrs/IO22 6 19 7 PIN_R16 IO23 7
18 6 PIN_T14 cs/ADCS 17 5 PIN_R14 A2DData
16 4 PIN_T13 ioclk/ADCLK 15 3 PIN_R13 da_data
14 2 PIN_E16 row[2]/COL2 13 1 PIN_E15 row[1]/COL1
12 PIN_B9 SW6 11 PIN_A9 COL0
10 PIN_A8 K14/SW4 9 PIN_B8 K12/SW3
8 PIN_M15 K11/SW2 7 PIN_M16 K10/SW1
6 GND 5 GND GND
4 PIN_T12 DA-SCLK 3 PIN_R12 DA-SYNC
2 NC 1 CLK_M1 IR_INPUT
30 GND Power 30 29 GND Power 29
22 GND Power 21 GND Power

Front I/O Connector

IO Front.jpg

Front.PNG

40Pin FPGA_Pin Function 40Pin FPGA_Pin Function
1 5V Power 2 5V Power
3 NO_PIN 4 NO_PIN
5 GND Power 6 GND Power
7 PIN_M7 8 PIN_M8
9 PIN_N8 10 PIN_M6
11 PIN_P9 12 PIN_P8
13 PIN_T10 14 PIN_N9
15 GND 16 GND
17 PIN_N11 18 PIN_P11
19 NC 20 PIN_R10
21 NC 22 NC
23 GND 24 GND
25 NC 26 NC
27 NC 28 NC
29 NC 30 NC
31 GND 32 GND
33 NC 34 NC
35 PIN_R8 36 PIN_R9
37 PIN_T8 38 PIN_T9
39 NC 40 NC
41 NC 42 NC

Interfaces

Clocks

  • Y1 = PIN_M2
  • CLK_50M = PIN_E1

EPCS Configuration EEPROM

  • EPCS_CS = PIN_D2
  • EPCS_DATA0 = PIN_H2
  • EPCS_DCLK = PIN_H1
  • EPCS_SDO = PIN_C1

24C04 EEPROM

24C04 EEPROM.jpg

  • PIN_R5 = I2C_SCL
  • PIN_T4 = I2C-SDA

SDRAM

SDRAM.PNG

  • SDR_AD[12] Bidir PIN_C6
  • SDR_AD[11] Bidir PIN_C8
  • SDR_AD[10] Bidir PIN_A10
  • SDR_AD[9] Bidir PIN_C9
  • SDR_AD[8] Bidir PIN_C11
  • SDR_AD[7] Bidir PIN_C14
  • SDR_AD[6] Bidir PIN_D11
  • SDR_AD[5] Bidir PIN_D12
  • SDR_AD[4] Bidir PIN_D14
  • SDR_AD[3] Bidir PIN_A12
  • SDR_AD[2] Bidir PIN_B11
  • SDR_AD[1] Bidir PIN_A11
  • SDR_AD[0] Bidir PIN_B10
  • SDR_BA[1] Bidir PIN_D9
  • SDR_BA[0] Bidir PIN_E9
  • SDR_CAS Bidir PIN_A7
  • SDR_CKE Bidir PIN_A15
  • SDR_CLK Bidir PIN_B14
  • SDR_CS Bidir PIN_E8
  • SDR_DA[15] Bidir PIN_D3
  • SDR_DA[14] Bidir PIN_C3
  • SDR_DA[13] Bidir PIN_D5
  • SDR_DA[12] Bidir PIN_D6
  • SDR_DA[11] Bidir PIN_B12
  • SDR_DA[10] Bidir PIN_A13
  • SDR_DA[9] Bidir PIN_B13
  • SDR_DA[8] Bidir PIN_A14
  • SDR_DA[7] Bidir PIN_B6
  • SDR_DA[6] Bidir PIN_A5
  • SDR_DA[5] Bidir PIN_B5
  • SDR_DA[4] Bidir PIN_A4
  • SDR_DA[3] Bidir PIN_B4
  • SDR_DA[2] Bidir PIN_A3
  • SDR_DA[1] Bidir PIN_B3
  • SDR_DA[0] Bidir PIN_A2
  • SDR_DQM[1] Bidir PIN_E11
  • SDR_DQM[0] Bidir PIN_A6
  • SDR_RAS Bidir PIN_D8
  • SDR_WE Bidir PIN_B7

DS1820 Temp / IR Sensors

A-ESTF-V2-Baseboard DS1820.PNG

  • CLK_M1 = IR_INPUT
  • PIN_K1 = DS1820_dq

A/D and D/A Converters

A-ESTF-V2-Baseboard AD DA.PNG

  • PIN_R12 = DA-SYNC
  • PIN_T12 = DA-SCLK
  • PIN_R13 = da_data
  • PIN_R14 = A2DData
  • PIN_T13 = ADCLK
  • PIN_T14 = ADCS

PS/2 Connector

A-ESTF-V2-Baseboard PS2.PNG

  • PIN_B1 = ps2kbd_clk
  • PIN_C2 = ps2kbd_dat

LCD (J5) and I/O (J9) Connector

IO Conn LCD.png

  • The manufacturer schematic (that I found) does not match the connections below
  • J5 is a 1x20 pin female connector intended to be used with a "standard" 1602 LCD
    • Pin 1 (see schematic below) is adjacent to the J5 silkscreen
  • J10 is a 2x20 pin male header
    • Pin 2 (see schematic below) is adjacent to the J10 silkscreen

J10-720px.jpg


Right IO Conn LCD.PNG

  • This is a partial schematic of J5 and J10

J4

  • J4 is the voltage selector for the J5 LCD connector
  • My board has 50 ohm resistors between the FPGA and J5/J10 connections
  • Pinout
    • 1-2 = 3.3V (Use this since 50 ohms is not enough to protect inputs)
    • 2-3 = 5V

J10

RS-232 Connector

A-ESTF-V2-Baseboard RS-232.PNG

  • PIN_T3 = RS232-TX
  • PIN_T6 = RS232-RX

SD Card

A-ESTF-V2-Baseboard SD-Card.PNG

  • PIN_J2 = SD-D3/SDCS
  • PIN_P6 = SD-CMD/Sdin/MOSI
  • PIN_K2 = SDCS/SD-CLK
  • PIN_L8 = SD-D0/Sdout/MISO

Relay/Motor Driver ULN2003

MotorController.jpg

A-ESTF-V2-Baseboard ULN2003.PNG

VGA Connector

A-ESTF-V2-Baseboard VGA.PNG

  • PIN_L7 = vga_vs
  • PIN_M10 = vga_hs
  • PIN_K5 = vga_r[4]
  • PIN_L2 = vga_r[3]
  • PIN_L1 = vga_r[2]
  • PIN_N2 = vga_r[1]
  • PIN_N1 = vga_r[0]
  • PIN_P2 = vga_g[5]
  • PIN_P1 = vga_g[4]
  • PIN_T2 = vga_g[3]
  • PIN_R1 = vga_g[2]
  • PIN_P3 = vga_g[1]
  • PIN_N3 = vga_g[0]
  • PIN_R3 = vga_b[4]
  • PIN_N5 = vga_b[3]
  • PIN_R4 = vga_b[2]
  • PIN_T3 = vga_b[1]
  • PIN_R6 = vga_b[0]

Buzzer

Buzzer.PNG

  • PIN_C15 = Buzzer/BELL

Switches

J4

  • 1-2 = 3.3V
  • 2-3 = 5V

Switches on FPGA Card

FPGA Pushbuttons.jpg

  • K1 = CONFIG - Reload FPGA from EEPROM
  • K2 = PIN_J15 - DEV-CLR -
  • K3 = PIN_J16 - DEV-OE - Reset button

DIP Switches

DIP Switch.jpg

  1. K10/SW1 - Right conn Pin 54 - FPGA PIN_C15
  2. K11/SW2 - Right conn Pin 53 - FPGA PIN_
  3. K12/SW3 - Right conn Pin 52 - FPGA PIN_
  4. K14/SW4 - Right conn Pin 51 - FPGA PIN_
  5. SW5/ROW0 - Left conn Pin 58 - FPGA PIN_
  6. SW6 - Right conn Pin 49 - FPGA PIN_
  7. SW7/ROW1 - Left conn Pin 59 - FPGA PIN_
  8. SW8/ROW2 - Left conn Pin 60 - FPGA PIN_

Pushbuttons

PushButtons-4.jpg

Pushbuttons

A-ESTF-V2-Baseboard DIP-SW 4PBs.PNG

  • DIP_SW_5 = PIN_R7 (ROW0)
  • DIP_SW_7 = PIN_T7 (ROW1)
  • DIP_SW_8 = PIN_N6 (ROW2)

3x3 Switch Array

SwitchArray.jpg

A-ESTF-V2-Baseboard Keys 3x3.PNG

LEDs

LED on FPGA Card

  • LED_D8 = PIN_M8

8 LEDs

A-ESTF-V2-Baseboard LEDSx8.PNG

  • PIN_B16 = LED11 (LED14 on schematic)
  • PIN_D15 = LED10 (LED13 on schematic)
  • PIN_C16 = LED9
  • PIN_F15 = LED8
  • PIN_D16 = LED7
  • PIN_G15 = LED6
  • PIN_F16 = LED5
  • PIN_J13 = LED4

Seven Segment Display

A-ESTF-V2-Baseboard 7Seg-LEDs-720px.png

U2-74LS138.PNG

U3-74LS138.PNG

  • PIN_F8 = U2_138_A[0]
  • PIN_L4 = U2_128_A[1]
  • PIN_L3 = U2_138_A[2]
  • PIN_J1 = U3_138_select
  • PIN_G5 = U2_138_select
  • PIN_D1 = segdata[0]
  • PIN_F3 = segdata[1]
  • PIN_F2 = segdata[2]
  • PIN_F1 = segdata[3]
  • PIN_G2 = segdata[4]
  • PIN_G1 = segdata[5]
  • PIN_E7 = segdata[6]
  • PIN_E6 = segdata[7]

8x8 Matrix Array

A-ESTF-V2-Baseboard Matrix-LEDs-720px.png

U2-74LS138.PNG

U3-74LS138.PNG

  • PIN_F8 = U2_138_A[0]
  • PIN_L4 = U2_128_A[1]
  • PIN_L3 = U2_138_A[2]
  • PIN_J1 = U3_138_select
  • PIN_G5 = U2_138_select
  • PIN_D1 = segdata[0]
  • PIN_F3 = segdata[1]
  • PIN_F2 = segdata[2]
  • PIN_F1 = segdata[3]
  • PIN_G2 = segdata[4]
  • PIN_G1 = segdata[5]
  • PIN_E7 = segdata[6]
  • PIN_E6 = segdata[7]

Programming permanent (download)

  • If already created: Open Conversion Setup Data
  • if not yet created - procedure create file to program the EPCS64 chip
  • In Quartus, File > Convert Programming File

Prog-001.png

  • Looks like
  • Select [Create] Memory Map File

Prog-002.png

  • Programming File Type: JTAG .jic

Prog-003.png

  • Select: Active Serial
  • Configuration device: EPCS64

Prog-004.png

  • File name: output_file.jic

Prog-005.png

Prog-006.png

  • Flash Loader

Prog-007.png

  • Device Family: Cyclone IV E
  • Device name: EP4CE22

Prog-008.png

Prog-009.png

Prog-010.png

  • SOF Data: TOP.SOF

Prog-011.png

  • Click top.sof > Properties: Click Compression

Prog-012.png

  • Select Generate

Prog-013.png

  • Save Conversion Setup

Prog-014.png

  • Program Device

Prog-015.png

Prog-016.png

Prog-017.png

Pin List

set_location_assignment PIN_E1 -to CLK_50M
set_location_assignment PIN_J15 -to rst
set_location_assignment PIN_B8 -to rstn
set_location_assignment PIN_M16 -to i_rst_n
set_location_assignment PIN_C15 -to Buzzer
set_location_assignment PIN_M1 -to IR
set_location_assignment PIN_K1 -to ds1820_dq
# VGA
set_location_assignment PIN_N1 -to vga_r[0]
set_location_assignment PIN_N2 -to vga_r[1]
set_location_assignment PIN_L1 -to vga_r[2]
set_location_assignment PIN_L2 -to vga_r[3]
set_location_assignment PIN_K5 -to vga_r[4]
set_location_assignment PIN_N3 -to vga_g[0]
set_location_assignment PIN_P3 -to vga_g[1]
set_location_assignment PIN_R1 -to vga_g[2]
set_location_assignment PIN_T2 -to vga_g[3]
set_location_assignment PIN_P1 -to vga_g[4]
set_location_assignment PIN_P2 -to vga_g[5]
set_location_assignment PIN_R6 -to vga_b[0]
set_location_assignment PIN_T3 -to vga_b[1]
set_location_assignment PIN_R4 -to vga_b[2]
set_location_assignment PIN_N5 -to vga_b[3]
set_location_assignment PIN_R3 -to vga_b[4]
set_location_assignment PIN_M10 -to vga_hs
set_location_assignment PIN_L7 -to vga_vs
# 
set_location_assignment PIN_G5 -to U2_138_select
set_location_assignment PIN_J1 -to U3_138_select
set_location_assignment PIN_L3 -to U2_128_A[2]
set_location_assignment PIN_L4 -to U2_128_A[1]
set_location_assignment PIN_F8 -to U2_128_A[0]
set_location_assignment PIN_L3 -to U2_138[2]
set_location_assignment PIN_L4 -to U2_138[1]
set_location_assignment PIN_F8 -to U2_138[0]
set_location_assignment PIN_A9 -to row[0]
set_location_assignment PIN_E15 -to row[1]
set_location_assignment PIN_E16 -to row[2]
set_location_assignment PIN_R7 -to col[0]
set_location_assignment PIN_T7 -to col[1]
set_location_assignment PIN_N6 -to col[2]
set_location_assignment PIN_T14 -to cs
# DAC7512
set_location_assignment PIN_R13 -to da_data_out
set_location_assignment PIN_T12 -to sclk_out
set_location_assignment PIN_R12 -to sync_out
set_location_assignment PIN_M16 -to resetin
# ADC_TLC549
set_location_assignment PIN_R14 -to data
set_location_assignment PIN_T13 -to ioclk
# Seven Segment Display
set_location_assignment PIN_D1 -to segdata[0]
set_location_assignment PIN_F3 -to segdata[1]
set_location_assignment PIN_F2 -to segdata[2]
set_location_assignment PIN_F1 -to segdata[3]
set_location_assignment PIN_G2 -to segdata[4]
set_location_assignment PIN_G1 -to segdata[5]
set_location_assignment PIN_E7 -to segdata[6]
set_location_assignment PIN_E6 -to segdata[7]
set_location_assignment PIN_M8 -to LED_D8
# Switches and LEDs
set_location_assignment PIN_A8 -to key1
set_location_assignment PIN_J16 -to key_in
set_location_assignment PIN_M16 -to switch[0]
set_location_assignment PIN_M15 -to switch[1]
set_location_assignment PIN_B8 -to switch[2]
set_location_assignment PIN_A8 -to switch[3]
set_location_assignment PIN_A9 -to switch[4]
set_location_assignment PIN_B9 -to switch[5]
set_location_assignment PIN_E15 -to switch[6]
set_location_assignment PIN_E16 -to switch[7]
set_location_assignment PIN_J13 -to LED[0]
set_location_assignment PIN_F16 -to LED[1]
set_location_assignment PIN_G15 -to LED[2]
set_location_assignment PIN_D16 -to LED[3]
set_location_assignment PIN_F15 -to LED[4]
set_location_assignment PIN_C16 -to LED[5]
set_location_assignment PIN_D15 -to LED[6]
set_location_assignment PIN_B16 -to LED[7]
# SDRAM
set_location_assignment PIN_D9 -to SDR_BA[1]
set_location_assignment PIN_E9 -to SDR_BA[0]
set_location_assignment PIN_B10 -to SDR_AD[0]
set_location_assignment PIN_A11 -to SDR_AD[1]
set_location_assignment PIN_B11 -to SDR_AD[2]
set_location_assignment PIN_A12 -to SDR_AD[3]
set_location_assignment PIN_D14 -to SDR_AD[4]
set_location_assignment PIN_D12 -to SDR_AD[5]
set_location_assignment PIN_D11 -to SDR_AD[6]
set_location_assignment PIN_C14 -to SDR_AD[7]
set_location_assignment PIN_C11 -to SDR_AD[8]
set_location_assignment PIN_C9 -to SDR_AD[9]
set_location_assignment PIN_A10 -to SDR_AD[10]
set_location_assignment PIN_C8 -to SDR_AD[11]
set_location_assignment PIN_C6 -to SDR_AD[12]
set_location_assignment PIN_A2 -to SDR_DA[0]
set_location_assignment PIN_B3 -to SDR_DA[1]
set_location_assignment PIN_A3 -to SDR_DA[2]
set_location_assignment PIN_B4 -to SDR_DA[3]
set_location_assignment PIN_A4 -to SDR_DA[4]
set_location_assignment PIN_B5 -to SDR_DA[5]
set_location_assignment PIN_A5 -to SDR_DA[6]
set_location_assignment PIN_B6 -to SDR_DA[7]
set_location_assignment PIN_A14 -to SDR_DA[8]
set_location_assignment PIN_B13 -to SDR_DA[9]
set_location_assignment PIN_A13 -to SDR_DA[10]
set_location_assignment PIN_B12 -to SDR_DA[11]
set_location_assignment PIN_D6 -to SDR_DA[12]
set_location_assignment PIN_D5 -to SDR_DA[13]
set_location_assignment PIN_C3 -to SDR_DA[14]
set_location_assignment PIN_D3 -to SDR_DA[15]
set_location_assignment PIN_D8 -to SDR_RAS
set_location_assignment PIN_A7 -to SDR_CAS
set_location_assignment PIN_B7 -to SDR_WE
set_location_assignment PIN_E8 -to SDR_CS
set_location_assignment PIN_A15 -to SDR_CKE
set_location_assignment PIN_B14 -to SDR_CLK
set_location_assignment PIN_A6 -to SDR_DQM[0]
set_location_assignment PIN_E11 -to SDR_DQM[1]
# EPCS
set_location_assignment PIN_D2 -to EPCS_CS
set_location_assignment PIN_H2 -to EPCS_DATA0
set_location_assignment PIN_H1 -to EPCS_DCLK
set_location_assignment PIN_C1 -to EPCS_SDO
# LED Matrix
set_location_assignment PIN_D1 -to LED_Matrix[0]
set_location_assignment PIN_F3 -to LED_Matrix[1]
set_location_assignment PIN_F2 -to LED_Matrix[2]
set_location_assignment PIN_F1 -to LED_Matrix[3]
set_location_assignment PIN_G2 -to LED_Matrix[4]
set_location_assignment PIN_G1 -to LED_Matrix[5]
set_location_assignment PIN_E7 -to LED_Matrix[6]
set_location_assignment PIN_E6 -to LED_Matrix[7]
set_location_assignment PIN_D1 -to keyboard_val[0]
set_location_assignment PIN_F3 -to keyboard_val[1]
set_location_assignment PIN_F2 -to keyboard_val[2]
set_location_assignment PIN_F1 -to keyboard_val[3]
set_location_assignment PIN_G2 -to keyboard_val[4]
set_location_assignment PIN_G1 -to keyboard_val[5]
set_location_assignment PIN_E7 -to keyboard_val[6]
set_location_assignment PIN_E6 -to keyboard_val[7]
# LCD
set_location_assignment PIN_P15 -to rw
set_location_assignment PIN_N14 -to en
set_location_assignment PIN_F13 -to dat[7]
set_location_assignment PIN_J14 -to dat[6]
set_location_assignment PIN_K15 -to dat[5]
set_location_assignment PIN_F9 -to dat[4]
set_location_assignment PIN_L13 -to dat[3]
set_location_assignment PIN_L15 -to dat[2]
set_location_assignment PIN_N12 -to dat[1]
set_location_assignment PIN_N15 -to dat[0]
set_location_assignment PIN_T15 -to rs
Retrieved from "http://land-boards.com/blwiki/index.php?title=A-ESTF_V2_EP4CE22_Board&oldid=6257"