Difference between revisions of "LB-6809-01"
Jump to navigation
Jump to search
Blwikiadmin (talk | contribs) |
Blwikiadmin (talk | contribs) |
||
| Line 9: | Line 9: | ||
* 100x50mm card | * 100x50mm card | ||
| − | == Memory Map === | + | === Memory Map === |
* 0x0000-0x7FFF 32KB SRAM | * 0x0000-0x7FFF 32KB SRAM | ||
Revision as of 11:29, 19 August 2024
.png)
Contents
Features
- 68B09 CPU
- 2 MHz (typical) Oscillator on card
- Reset switch/power monitor
- Address decoder PLD drives RAM/ROM/IO chip selects
- 100x50mm card
Memory Map
- 0x0000-0x7FFF 32KB SRAM
- 0x8000-0x9FFF Free Space (8KB)
- 0xA000-0xBFFF Serial (ACIA)
- 0xC000-0xCFFF 16KB EPROM
=
Design
68B09 CPU
Oscillator
PLD
PLD Listing
Backplane connector
Mechanicals
Checkout
Rev 1 Checkout Notes
- Add wire U1-34 to U2-7 (E)
