R32V2020 Instruction Space
Jump to navigation
Jump to search
- All instructions are 32-bits
- Instruction code fields in consistent positions
- Read-only from the CPU
- No self modifying code for security reasons
- Loadable via physical connection to FPGA via program loader
- 32-bit instruction Pointer address register
- Auto-increments after read
