Difference between revisions of "RETRO-65C816"

From Land Boards Wiki
Jump to navigation Jump to search
Line 6: Line 6:
 
** 3.3V
 
** 3.3V
 
** 8 MHz
 
** 8 MHz
 +
** All pins are brought to FPGA
 +
** Address A0-A15 and Data lines also go directly to the SRAM
 +
** FPGA can have the ROM internally or download it to the SRAM
 
* 1MB SRAM
 
* 1MB SRAM
 +
** 45nS access time
 
* FTDI USB B
 
* FTDI USB B
 
* VGA
 
* VGA
Line 13: Line 17:
 
** 5V KEYBOARD
 
** 5V KEYBOARD
 
** Level translator to 3.3V for FPGA
 
** Level translator to 3.3V for FPGA
* SD card socket  
+
* SD card socket
 +
** Full-sized SD
 
* QMTECH FPGA card mounts on top
 
* QMTECH FPGA card mounts on top
 
** [[QMTECH EP4CE15 FPGA Card]]  
 
** [[QMTECH EP4CE15 FPGA Card]]  

Revision as of 00:56, 30 May 2022

RETRO-65C816 FRONT.png

Features

65C816 CPU

65C816 Datasheet

Features 65C816.PNG

Block Diagram

BlockDiagram 65C816.PNG

Timing

TimingDiagram 65C816.PNG

TimingTable 65C816.PNG

Assembly Sheet