R32V2020 Timing Controller

From Land Boards Wiki
Jump to navigation Jump to search
  • The FPGA runs at 50 MHz
  • The initial cut of the R32V2020 has six stages
    • Execution speed will be 50/6 MHz
  • The stages will later be turned into pipeline stages
    • Cost will be insertion of NOPs before branches and address adjustments