Difference between revisions of "SIMPLE-68008"
Jump to navigation
Jump to search
Blwikiadmin (talk | contribs) |
Blwikiadmin (talk | contribs) |
||
Line 24: | Line 24: | ||
[[file:SIMPLE-68008_REV1_CAD.PNG]] | [[file:SIMPLE-68008_REV1_CAD.PNG]] | ||
− | === J1 - FTDI / TTL Serial === | + | === J1 - 2 port FTDI / TTL Serial === |
+ | |||
+ | * 2x6 header | ||
# GND | # GND |
Revision as of 00:39, 15 September 2022
Contents
Features
- 68008 CPU
- 10 MHz clock
- 512KB SRAM
- Up to 448B EPROM/EEPROM
- 68681 Dual Serial Port (ACIA)
- Headers for FTDI
- 38,400 baud
- Reset switch with optional Power Supervisor
- 95x95mm card
- (4) 6-32 mounting holes
Memory Map
- 0x00000-0x7FFFF 32KB SRAM
- 0x80000-0x8FFFF Serial (ACIA)
- 0x99000-0xFFFFF Up to 8KB EPROM
Headers / Connectors
J1 - 2 port FTDI / TTL Serial
- 2x6 header
- GND
- RTS* (out)
- +5V
- Receive (in)
- Transmit (out)
- N/C
J2 - Input Port
- Input 2
- Input 5
- Input 4
- Input 3
- Vcc
- GND
J3 -
- GND
- Vcc
- Output 7
- Output 6
- Output 5
- Output 4
- Output 3
- Output 2
H1 - 5V Power
- 2x4 header