R32V2020 Architecture
Revision as of 13:25, 10 April 2022 by Blwikiadmin (talk | contribs)
Architectural Overview
- Four physically separate Memory Spaces for Instruction, Data, Stack and Peripherals
- 32-bits of data and address for Instruction, Data and Stack
- Peripheral space can be byte-word-long values
- Small Opcode set
- Register File
- Arithmetic Logic Unit (ALU)
- Flow control
- Timing Controller
- Instruction Pipeline
- Big vs Little Endian
Ownership
- We all build on the shoulders of giants.
Warning
- No warranty is expressed or implied.