Search results

Create the page "R32V2020" on this wiki! See also the search results found.

Page title matches

• R32V2020 Peripheral Interfaces
  ** [[R32V2020 ACIA (UART)]] * [[R32V2020 PS/2 Keyboard]]
  3 KB (503 words) - 13:52, 10 April 2022
• R32V2020 Flow control
  * Flow control operates based on bits in the the [[R32V2020 Condition_Code_Register|Condition Code Register]] ...CR bits are set by [[R32V2020 ALU-Arithmetic-operations|arithmetic]] or [[R32V2020 ALU-Logical-operations|logical]] operations
  917 bytes (154 words) - 12:08, 10 April 2022
• R32V2020 Instruction Decoder
  111 bytes (15 words) - 11:56, 10 April 2022
• R32V2020 Individual LEDs
  520 bytes (87 words) - 12:48, 10 April 2022
• R32V2020 I2C Interface
  === R32V2020 - I2C Software Interface ===
  5 KB (940 words) - 13:36, 10 April 2022
• R32V2020 ACIA (UART)
  3 KB (426 words) - 12:31, 10 April 2022
• R32V2020 Software Support
  = Land Boards - R32V2020 - 32-Bit RISC on Altera Spartan FPGAs = * These are the Software Support files for the R32V2020.
  852 bytes (137 words) - 11:58, 10 April 2022
• R32V2020 Register File
  3 KB (372 words) - 13:26, 10 April 2022
• R32V2020 SPI Interface
  83 bytes (15 words) - 13:37, 10 April 2022
• R32V2020 Micro-Code
  == R32V2020 Microcode == * Each R32V2020 instruction executes 4 clocks of microcode
  807 bytes (116 words) - 13:01, 10 April 2022
• R32V2020 Timing Controller
  * The initial cut of the R32V2020 has six stages
  239 bytes (40 words) - 12:10, 10 April 2022
• R32V2020 Instruction Pipeline
  ** [[R32V2020 Assembler]] generates machine code and loads it into a .HEX file * State(4) = Hold (HCF instruction) / Load [[R32V2020 Seven Segment Display]]
  2 KB (413 words) - 13:29, 10 April 2022
• R32V2020 C Compiler
  1 KB (221 words) - 12:58, 10 April 2022
• R32V2020 SD Card Interface
  * [https://github.com/douggilliland/R32V2020/tree/master/Programs/Peripheral_Tests/P004-SD_Card_Test SD Card Test Applic * Code for R32V2020 RISC CPU
  2 KB (244 words) - 12:50, 10 April 2022
• R32V2020 Big vs Little Endian
  2 KB (320 words) - 12:13, 10 April 2022
• R32V2020 ALU Arithmetic operations
  * Arithmetic operations affect the [[R32V2020 Condition_Code_Register|
  406 bytes (57 words) - 12:06, 10 April 2022
• R32V2020 PS-2-Keyboard
  1 KB (209 words) - 12:37, 10 April 2022
• R32V2020 ALU Logical operations
  85 bytes (9 words) - 12:07, 10 April 2022
• R32V2020 Bit Mapped Display
  143 bytes (20 words) - 12:47, 10 April 2022
• R32V2020 Porting to other FPGAs
  * R32V2020 is a 32-bit RISC core specifically targeted at Altera Spartan FPGAs. * R32V2020 could be targeted to any FPGA that has sufficient Logic Elements and BlockR
  1 KB (168 words) - 12:25, 10 April 2022

Page text matches

• R32V2020 I2C Interface
  === R32V2020 - I2C Software Interface ===
  5 KB (940 words) - 13:36, 10 April 2022
• R32V2020 Target Hardware
  * [[Porting to other FPGAs|Porting R32V2020 to other FPGAs]].
  1 KB (180 words) - 13:21, 10 April 2022
• R32V2020 SD Card Interface
  * [https://github.com/douggilliland/R32V2020/tree/master/Programs/Peripheral_Tests/P004-SD_Card_Test SD Card Test Applic * Code for R32V2020 RISC CPU
  2 KB (244 words) - 12:50, 10 April 2022
• R32V2020 Debug and Troubleshooting
  To see the R32V2020 signals:
  2 KB (415 words) - 13:48, 10 April 2022
• R32V2020 Instruction Set
  [https://github.com/douggilliland/R32V2020/blob/master/Assembler/R32V2020_Reference_Card.pdf Programmer's Reference Ca = R32V2020 Instruction Set =
  15 KB (2,400 words) - 13:33, 10 April 2022
• RETRO-EP4CE15
  ** [https://github.com/douggilliland/R32V2020/wiki R32V2020 RISC CPU] - Our design ...ttps://github.com/douggilliland/R32V2020/tree/master/VHDL/Top_Level_Builds R32V2020 Builds]
  60 KB (9,543 words) - 00:48, 24 August 2022

View (previous 20 | next 20) (20 | 50 | 100 | 250 | 500)