Search results

Jump to navigation Jump to search

Create the page "R32V2020" on this wiki! See also the search results found.

Page title matches

  • R32V2020 Architecture
    ** [[R32V2020 Instruction Space|Instruction Space]] ** [[R32V2020 Data Space|Data Space]]
    1 KB (162 words) - 13:25, 10 April 2022
  • R32V2020 Assembler
    [https://github.com/douggilliland/R32V2020/raw/master/Assembler/R32V2020_Reference_Card.pdf Programmer's Reference Car * Result is <a href="https://raw.githubusercontent.com/douggilliland/R32V2020/master/Assembler/OpCodeConstants.vhd">here</a>:
    3 KB (527 words) - 13:53, 10 April 2022
  • R32V2020 Example Code
    * [[R32V2020 Screen Clear Example]] - Working 2019-05-28 * [[R32V2020 Write Character to Screen Example]] - Working 2019-05-28
    495 bytes (67 words) - 13:31, 10 April 2022
  • R32V2020 Timers
    2 KB (279 words) - 12:55, 10 April 2022
  • R32V2020 Performance
    508 bytes (62 words) - 13:41, 10 April 2022
  • R32V2020 Opcode set
    ** [https://github.com/douggilliland/R32V2020/tree/master/Architecture/OpCodes Stored here] *** [[R32V2020 Instruction Decoder]]
    565 bytes (62 words) - 11:56, 10 April 2022
  • R32V2020 Target Hardware
    * [[Porting to other FPGAs|Porting R32V2020 to other FPGAs]].
    1 KB (180 words) - 13:21, 10 April 2022
  • R32V2020 Stack Space
    558 bytes (89 words) - 11:52, 10 April 2022
  • R32V2020 Resource requirements
    == R32V2020 Resources == | R32V2020:R32V2020_CPU
    3 KB (241 words) - 13:22, 10 April 2022
  • R32V2020 ANSI Terminal Example
    * [https://github.com/douggilliland/R32V2020/tree/master/Programs/Applications/A001-ANSI_Terminal Located here]
    644 bytes (100 words) - 13:50, 10 April 2022
  • R32V2020 Data Space
    327 bytes (31 words) - 11:50, 10 April 2022
  • R32V2020 LED Ring
    300 bytes (49 words) - 12:49, 10 April 2022
  • R32V2020 UART loopback Example
    * [https://github.com/douggilliland/R32V2020/wiki/ALU-Arithmetic-operations add] - add two registers and store into a re
    3 KB (511 words) - 12:02, 10 April 2022
  • R32V2020 Instruction Space
    291 bytes (38 words) - 11:49, 10 April 2022
  • R32V2020 Pushbutton Switches
    579 bytes (90 words) - 12:48, 10 April 2022
  • R32V2020 Peripheral Interfaces
    ** [[R32V2020 ACIA (UART)]] * [[R32V2020 PS/2 Keyboard]]
    3 KB (503 words) - 13:52, 10 April 2022
  • R32V2020 Music/Note
    187 bytes (30 words) - 13:38, 10 April 2022
  • R32V2020 Flow control
    * Flow control operates based on bits in the the [[R32V2020 Condition_Code_Register|Condition Code Register]] ...CR bits are set by [[R32V2020 ALU-Arithmetic-operations|arithmetic]] or [[R32V2020 ALU-Logical-operations|logical]] operations
    917 bytes (154 words) - 12:08, 10 April 2022
  • R32V2020 Instruction Decoder
    111 bytes (15 words) - 11:56, 10 April 2022
  • R32V2020 Individual LEDs
    520 bytes (87 words) - 12:48, 10 April 2022

Page text matches

  • R32V2020 Architecture
    ** [[R32V2020 Instruction Space|Instruction Space]] ** [[R32V2020 Data Space|Data Space]]
    1 KB (162 words) - 13:25, 10 April 2022
  • R32V2020 Arithmetic Logic Unit (ALU)
    * [[R32V2020 ALU Arithmetic operations]] * [[R32V2020 ALU Logical operations]]
    360 bytes (37 words) - 13:23, 10 April 2022
  • R32V2020 32-bit RISC CPU Design
    = R32V2020 - 32-Bit RISC = * R32V2020 is a 32-bit RISC CPU
    2 KB (350 words) - 13:17, 10 April 2022
  • R32V2020 Example Code
    * [[R32V2020 Screen Clear Example]] - Working 2019-05-28 * [[R32V2020 Write Character to Screen Example]] - Working 2019-05-28
    495 bytes (67 words) - 13:31, 10 April 2022
  • R32V2020 Software Support
    = Land Boards - R32V2020 - 32-Bit RISC on Altera Spartan FPGAs = * These are the Software Support files for the R32V2020.
    852 bytes (137 words) - 11:58, 10 April 2022
  • R32V2020 Peripheral Interfaces
    ** [[R32V2020 ACIA (UART)]] * [[R32V2020 PS/2 Keyboard]]
    3 KB (503 words) - 13:52, 10 April 2022
  • R32V2020 Opcode set
    ** [https://github.com/douggilliland/R32V2020/tree/master/Architecture/OpCodes Stored here] *** [[R32V2020 Instruction Decoder]]
    565 bytes (62 words) - 11:56, 10 April 2022
  • ANSI Terminals
    * Uses [https://github.com/douggilliland/R32V2020 Land Boards R32V2020] ** [https://github.com/douggilliland/R32V2020/wiki R32V2020 RISC CPU core] (Wiki page)
    2 KB (216 words) - 18:20, 9 April 2022
  • R32V2020 Micro-Code
    == R32V2020 Microcode == * Each R32V2020 instruction executes 4 clocks of microcode
    807 bytes (116 words) - 13:01, 10 April 2022
  • R32V2020 Flow control
    * Flow control operates based on bits in the the [[R32V2020 Condition_Code_Register|Condition Code Register]] ...CR bits are set by [[R32V2020 ALU-Arithmetic-operations|arithmetic]] or [[R32V2020 ALU-Logical-operations|logical]] operations
    917 bytes (154 words) - 12:08, 10 April 2022
  • R32V2020 ANSI Terminal with UART Interface
    The R32V2020 implementation removes the [[R32V2020 PS-2-Keyboard|PS/2 keyboard]] which had UK-101 key mappings. * Measured the performance of the ANSI terminal using the R32V2020 CPU
    1 KB (171 words) - 13:39, 10 April 2022
  • IOP16 I2C
    == Example (R32V2020) ==
    1 KB (192 words) - 19:04, 10 April 2022
  • Why VHDL for the R32V2020
    * Mostly, the architect of R32V2020 knows VHDL better
    177 bytes (32 words) - 11:39, 10 April 2022
  • R32V2020 Timing Controller
    * The initial cut of the R32V2020 has six stages
    239 bytes (40 words) - 12:10, 10 April 2022
  • R32V2020 Porting to other FPGAs
    * R32V2020 is a 32-bit RISC core specifically targeted at Altera Spartan FPGAs. * R32V2020 could be targeted to any FPGA that has sufficient Logic Elements and BlockR
    1 KB (168 words) - 12:25, 10 April 2022
  • Porting to other FPGAs
    * R32V2020 is a 32-bit RISC core specifically targeted at Altera Spartan FPGAs. * R32V2020 could be targeted to any FPGA that has sufficient Logic Elements and BlockR
    1 KB (168 words) - 11:40, 10 April 2022
  • R32V2020 ALU Arithmetic operations
    * Arithmetic operations affect the [[R32V2020 Condition_Code_Register|
    406 bytes (57 words) - 12:06, 10 April 2022
  • Software
    === R32V2020 - 32-bit RISC CPU (Land Boards) === * [[R32V2020 32-bit RISC CPU Design]] - Wiki pages
    7 KB (940 words) - 14:54, 24 May 2022
  • R32V2020 Resource requirements
    == R32V2020 Resources == | R32V2020:R32V2020_CPU
    3 KB (241 words) - 13:22, 10 April 2022
  • R32V2020 Instruction Pipeline
    ** [[R32V2020 Assembler]] generates machine code and loads it into a .HEX file * State(4) = Hold (HCF instruction) / Load [[R32V2020 Seven Segment Display]]
    2 KB (413 words) - 13:29, 10 April 2022

View (previous 20 | next 20) (20 | 50 | 100 | 250 | 500)

Retrieved from "http://land-boards.com/blwiki/index.php?title=Special:Search"